

**UNIT 1****Chapter 1 : Introduction to VLSI 1-1 to 1-7**

✓	Syllabus Topic : Comparison of BJT and MOS Technology.....	1-1
1.1	Historical Perspective (Dec. 17).....	1-1
1.1.1	Comparison of NMOS and CMOS Technology (May 17).....	1-3
1.2	Design Methodology.....	1-3
1.2.1	Full Custom Design (May 12).....	1-3
1.2.2	Semi Custom Design (May 12).....	1-3
1.2.2.1	Standard Cell.....	1-4
1.2.2.2	Gate Array.....	1-4
1.2.2.3	Programmable Logic Devices (PLD).....	1-4
1.3	Abstraction Levels in Digital Circuits.....	1-5
1.4	Concepts of Regularity, Modularity and Locality.....	1-5
1.5	VLSI Design Flow - Y- Chart Representation (May 12).....	1-5
1.6	Exam Pack (University and Review Questions).....	1-6
•	Chapter Ends.....	1-7

Chapter 2 : MOSFET Scaling 2-1 to 2-24

2.1	Basic MOSFET Structure.....	2-1
2.1.1	Enhancement Type MOSFET.....	2-1
2.1.1.1	nMOS Transistor.....	2-1
2.1.1.2	pMOS Transistor.....	2-2
2.1.1.3	Advantages of nMOSFET over pMOSFET.....	2-3
2.1.2	Depletion Type MOSFET.....	2-3
2.1.2.1	n-Channel Depletion Type MOSFET.....	2-3
2.1.2.2	p-Channel Depletion Type MOSFET.....	2-4
2.2	Channel Length Modulation (May 15).....	2-5
2.3	Body Bias Effect.....	2-6
✓	Syllabus Topic : Types of Scaling.....	2-7
2.4	Scaling and Small Geometry Effect (Dec. 11, May 12, May 15, Dec. 15, May 16, Dec. 16).....	2-7
2.4.1	Full Scaling (Constant Field Scaling) (May 16, Dec. 16, May 17).....	2-8
2.4.2	Constant Voltage Scaling (May 16, Dec. 16, May 17).....	2-9
2.4.3	Limitations of Scaling.....	2-10
2.5	Short Channel Effects (Dec. 11, May 12).....	2-10

2.5.1	Sub-threshold Conduction (Dec. 11).....	2-12
2.6	Drain Induced Barrier Lowering and Punch Through.....	2-12
2.7	Velocity Saturation (Dec. 11, May 15).....	2-13
2.8	Hot Electron Effect.....	2-13
2.8.1	Prevention Techniques.....	2-14
✓	Syllabus Topic : MOSFET Capacitance.....	2-14
2.9	FET Capacitances (May 15, Dec. 17).....	2-14
2.10	Solved Problems.....	2-18
2.11	Latch Up (Dec. 11, May 12, May 15, Dec.15, May 16, Dec. 16, May 17).....	2-20
✓	Syllabus Topic : Level 1 and Level 2 MOSFET Models.....	2-21
2.12	MOSFET Modeling Using SPICE.....	2-21
2.13	Exam Pack (University and Review Questions).....	2-23
•	Chapter Ends.....	2-24

UNIT 2**Chapter 3 : MOSFET Inverters 3-1 to 3-37**

3.1	MOSFET as a Switch.....	3-1
3.2	MOS Inverters.....	3-3
✓	Syllabus Topic : Calculation of Noise Margins.....	3-4
3.2.1	Noise Margin.....	3-4
✓	Syllabus Topic : Static Analysis of Resistive Load Inverter.....	3-4
3.2.2	Resistive Load Inverter (May 17).....	3-4
3.2.3	Depletion Load Inverter (HMOS - High Performance MOS).....	3-6
3.2.4	Pseudo - nMOS Logic.....	3-8
✓	Syllabus Topic : CMOS Inverter.....	3-9
3.2.5	CMOS Inverter.....	3-9
✓	Syllabus Topic : Comparison of Active and Passive Load.....	3-10
3.2.6	Comparison between Various forms of Inverters.....	3-10
3.3	DC Characteristics of the CMOS Inverter (May 15, Dec. 15, Dec. 16, Dec. 17).....	3-10
✓	Syllabus Topic : Dynamic Analysis of CMOS Inverter : Calculation of Rise Time, Fall Time and Propagation Delay.....	3-14
3.4	CMOS Inverter Switching Characteristics.....	3-14
✓	Syllabus Topic : Logic Circuit Design.....	3-18
3.5	Combinational Logic Design using Static CMOS Technique.....	3-18
3.5.1	NAND Gate.....	3-19



3.5.2	NOR Gate.....	3-19
3.5.3	Compound Gates.....	3-20
✓	Syllabus Topic : Design of Symmetric CMOS Inverter.....	3-20
3.5.4	Static CMOS Design.....	3-20
✓	Syllabus Topic : Analysis and Design of 2-Input NAND Gate.....	3-23
3.6	FET Sizing.....	3-23
✓	Syllabus Topic : Analysis and Design of 2-Input NOR Gate.....	3-23
3.6.1	2-Input NOR Gate.....	3-23
3.7	Solved Problems.....	3-25
3.8	Exam Pack (University and Review Questions).....	3-36
•	Chapter Ends.....	3-37

UNIT 3

Chapter 4 : Design Styles **4-1 to 4-26**

✓	Syllabus Topic : Pass Transistor Logic, Transmission Gate.....	4-1
4.1	Pass Transistor Logic (May 15, May 16, Dec. 16).....	4-1
✓	Syllabus Topic : Pseudo NMOS.....	4-7
4.2	Pseudo - n-MOS.....	4-7
✓	Syllabus Topic : Static CMOS.....	4-7
4.3	Static CMOS Design.....	4-7
✓	Syllabus Topic : Dynamic.....	4-8
4.4	Dynamic Logic Circuits (May 15).....	4-8
4.5	Dynamic Logic Circuit Structure (May 15, May 16).....	4-9
4.5.1	Comparison of Pseudo NMOS, Dynamic Static CMOS Logic (Dec. 16).....	4-12
4.6	Race Problem (Dec. 15).....	4-13
✓	Syllabus Topic : Domino.....	4-14
4.7	Domino Logic (Dec. 15).....	4-14
✓	Syllabus Topic : NORA and Zipper.....	4-15
4.7.1	NORA Logic (No Race) Zipper Logic.....	4-15
✓	Syllabus Topic : MODL.....	4-17
4.8	MODL (Multiple Output Domino Logic).....	4-17
✓	Syllabus Topic : C ² MOS.....	4-18
4.9	Clocked CMOS (C ² MOS).....	4-18
4.10	Solved Problems.....	4-18
4.11	Exam Pack (University and Review Questions).....	4-25
•	Chapter Ends.....	4-26

Chapter 5 : Realization of Sequential Circuits

5-1 to 5-14

5.1	Sequential Circuits.....	5-1
5.2	Latches and Flip flops.....	5-1
✓	Syllabus Topic : SR Latch.....	5-2
5.2.1	SR Latch.....	5-2
5.2.2	Clocked SR-Latch.....	5-3
✓	Syllabus Topic : JK FF.....	5-3
5.2.3	Clocked JK-Latch (May 17).....	5-3
5.2.4	D-Latch.....	5-4
5.2.5	D-Latch with Enable Input.....	5-4
5.3	Static CMOS D-Latch.....	5-4
5.3.1	Pseudo Static CMOS D-Latch.....	5-6
5.3.2	D and JK Latch using CMOS Transmission Gate (Dec. 16).....	5-6
✓	Syllabus Topic : D FF.....	5-7
5.4	Static CMOS D-Flip-Flop (Dec. 15).....	5-7
5.4.1	Pseudo Static D-Flip Flop.....	5-7
5.5	T- Flip-Flop.....	5-9
✓	Syllabus Topic : CMOS Clocking Styles.....	5-9
5.6	Dynamic Sequential Circuits (Dec. 12, May 13, Dec. 13).....	5-9
✓	Syllabus Topic : 1 Bit Shift Register.....	5-10
5.6.1	Dynamic Flip-Flop (1 - Bit Shift Register).....	5-10
5.7	D-Flip Flop using C2MOS Logic (Dec. 17).....	5-11
5.8	Simple Shift Register.....	5-12
5.9	Exam Pack (University and Review Questions).....	5-13
•	Chapter Ends.....	5-14

UNIT 4

Chapter 6 : Semiconductor Memories **6-1 to 6-24**

6.1	Introduction (Dec. 17).....	6-1
6.2	Random Access Memory (RAM).....	6-3
✓	Syllabus Topic : SRAM : 6T SRAM, Operation, Design Strategy, Leakage Currents, Read/Write Circuits.....	6-3
6.3	Static RAM (Dec. 12, Dec. 13, May 14, May 15, May 16, Dec. 16, Dec.17).....	6-3
6.3.1	Structure of RAM.....	6-3
6.3.2	SRAM Read and Transistor Sizing.....	6-5
6.3.3	SRAM Write and Transistor Sizing.....	6-6
6.3.4	SRAM Write Circuitry.....	6-7



✓	Syllabus Topic : Sense Amplifier.....	6-8
6.4	Sense Amplifier (May 14, May 15, May 16, Dec. 16, May 17).....	6-8
6.5	SRAM Memory Cell with Resistive Load.....	6-10
✓	Syllabus Topic : DRAM : 1T DRAM, Operation Modes, Leakage Currents, Refresh Operation, Physical Design	6-10
6.6	Dynamic Memory (May 14, Dec. 15, May 17)	6-10
6.7	Three-Transistor DRAM Cell	6-11
6.8	Read Only Memories (ROM).....	6-12
6.9	Mask Programmable ROM.....	6-13
6.10	NOR based ROM Array.....	6-13
6.11	Design of Row and Column Decoders for NOR-based ROM (Dec. 16).....	6-15
6.12	NAND based ROM (Dec. 17).....	6-17
6.13	Row Decoder for a NAND based ROM (Dec. 16).....	6-18
6.14	EPROM (Erasable Programmable Read Only Memory) (May 14)	6-18
6.15	EEPROM (Electrically Erasable Programmable Read Only Memory) (Dec. 12, May 13, Dec. 13, Dec. 15, May 16, Dec. 16).....	6-20
6.16	Flash Memory (May 17)	6-22
6.17	Exam Pack (University and Review Questions).....	6-24
•	Chapter Ends.....	6-24

UNIT 5

Chapter 7 : Data Path Design		7-1 to 7-18
7.1	Binary Adder.....	7-1
7.2	Half Adder (Dec. 17).....	7-1
✓	Syllabus Topic : Manchester Carry Chain Adder	7-2
7.3	Full Adder (Dec. 13, May 14)	7-2
7.4	Ripple Carry Adder (May 16, Dec. 16, May 17).....	7-8
✓	Syllabus Topic : CLA Adder	7-10
7.5	Carry Look Ahead Adder (May 15, Dec. 15, May 16, Dec. 16, May 17, Dec. 17).....	7-10
✓	Syllabus Topic : Array Multiplier.....	7-15
7.6	Multiplier (May 15, Dec. 15, Dec. 16, May 17, Dec. 17).....	7-15
✓	Syllabus Topic : Barrel Shifter.....	7-16
7.7	Barrel Shifter (Dec. 15, May 16, Dec. 16, May 17)....	7-16
7.8	Exam Pack (University and Review Questions).....	7-17
•	Chapter Ends.....	7-18

UNIT 6

Chapter 8 : VLSI Clocking and System Design		8-1 to 8-16
8.1	Timing Classification of Digital Systems.....	8-1
8.2	Synchronous Timing Basics (May 13, Dec. 13)	8-1
8.2.1	Clock Skew (Dec. 16)	8-1
8.2.2	Clock Jitter	8-4
8.2.3	Combined Estimation of Clock Skew and Jitter	8-4
✓	Syllabus Topic : Clock Generation and Distribution ...	8-5
8.3	On Chip Clock Generation and Distribution (May 15, Dec. 16, May 17, Dec. 17)	8-5
8.3.1	Primary Clock Generation.....	8-5
✓	Syllabus Topic : Clock Generation	8-6
8.4	Clock Generators (Dec. 12, Dec. 13, May 14, Dec. 15, May 16, May 17, Dec. 17)	8-6
✓	Syllabus Topic : Clock Distribution	8-8
8.5	Clock Distribution (Dec. 12, Dec. 13, May 14, Dec. 15, May 16, May 17)	8-8
✓	Syllabus Topic : Clock Stabilization.....	8-8
8.6	Clock Stabilization (May 15)	8-8
8.6.1	Phase Locked Loop (PLL)	8-9
✓	Syllabus Topic : Low Power CMOS Circuit, Various components of power dissipation in CMOS, Limits on low power design	8-10
8.7	Low Power CMOS Circuit (May 12, May 14, May 15, May 17, Dec. 17).....	8-10
✓	Syllabus Topic : I/O pads and Power Distribution : ESD protection, input circuits, output circuits	8-13
8.8	Input and Output Circuits (Dec. 13, May 14, Dec. 15, May 16, Dec. 16, Dec. 17).....	8-13
8.9	Exam Pack (University and Review Questions)	8-14
•	Chapter Ends	8-16
Chapter 9 : Interconnect Delay Model and Crosstalk		9-1 to 9-14
9.1	Interconnect Parameters (Dec. 13, May 16)	9-1
9.1.1	Resistance	9-1
9.1.2	Capacitance	9-2
✓	Syllabus Topic : Interconnect Delay Model	9-4
9.2	Modeling Wires	9-4
9.2.1	Ideal Wire Model.....	9-4
9.2.2	Lumped Model	9-5
9.2.3	Lumped RC Model.....	9-5



9.2.4	Distributed RC Line 9-10	✓	Syllabus Topic : Crosstalk 9-13
✓	Syllabus Topic : Interconnect Scaling 9-10	9.4	Crosstalk (Dec. 12, Dec. 13, Dec. 15) 9-13
9.2.5	Interconnect Scaling (Dec. 12, May 13, Dec. 13, May 14, Dec. 15, May 16, Dec. 16, May 17, Dec. 17)..... 9-10	9.5	Exam Pack (University and Review Questions) 9-14
9.3	Charge Sharing 9-11		• Chapter Ends 9-14
			• Appendix - A : Solved University Question Paper of May 2019 A-1 to A- 2

