



UNIT 1		UNIT 2	
<b>Chapter 1 : Introduction to VLSI</b>		<b>Chapter 3 : MOSFET Inverters</b>	
<ul style="list-style-type: none"> <li>✓ <b>Syllabus Topic :</b> Comparison of BJT and MOS Technology ..... 1-1</li> <li>1.1 Historical Perspective (<b>Dec. 17</b>) ..... 1-1</li> <li>1.1.1 Comparison of NMOS and CMOS Technology (<b>May 17</b>) ..... 1-3</li> <li>1.2 Design Methodology ..... 1-3</li> <li>1.2.1 Full Custom Design (<b>May 12</b>) ..... 1-3</li> <li>1.2.2 Semi Custom Design (<b>May 12</b>) ..... 1-3</li> <li>1.2.2.1 Standard Cell ..... 1-4</li> <li>1.2.2.2 Gate Array ..... 1-4</li> <li>1.2.2.3 Programmable Logic Devices (PLD) ..... 1-4</li> <li>1.3 Abstraction Levels in Digital Circuits ..... 1-5</li> <li>1.4 Concepts of Regularity, Modularity and Locality ..... 1-5</li> <li>1.5 VLSI Design Flow - Y- Chart Representation (<b>May 12</b>) ..... 1-5</li> <li>1.6 Exam Pack (University and Review Questions) ..... 1-6</li> <li>• Chapter Ends ..... 1-7</li> </ul>		<ul style="list-style-type: none"> <li>2.5.1 Sub-threshold Conduction (<b>Dec. 11</b>) ..... 2-12</li> <li>2.6 Drain Induced Barrier Lowering and Punch Through ..... 2-12</li> <li>2.7 Velocity Saturation (<b>Dec. 11, May 15</b>) ..... 2-13</li> <li>2.8 Hot Electron Effect ..... 2-13</li> <li>2.8.1 Prevention Techniques ..... 2-14</li> <li>✓ <b>Syllabus Topic :</b> MOSFET Capacitance ..... 2-14</li> <li>2.9 FET Capacitances (<b>May 15, Dec. 17</b>) ..... 2-14</li> <li>2.10 Solved Problems ..... 2-18</li> <li>2.11 Latch Up (<b>Dec. 11, May 12, May 15, Dec. 15, May 16, Dec. 16, May 17</b>) ..... 2-20</li> <li>✓ <b>Syllabus Topic :</b> Level 1 and Level 2 MOSFET Models ..... 2-21</li> <li>2.12 MOSFET Modeling Using SPICE ..... 2-21</li> <li>2.13 Exam Pack (University and Review Questions) ..... 2-23</li> <li>• Chapter Ends ..... 2-24</li> </ul>	
<b>Chapter 2 : MOSFET Scaling</b>		<b>3-1 to 3-37</b>	
<ul style="list-style-type: none"> <li>2.1 Basic MOSFET Structure ..... 2-1</li> <li>2.1.1 Enhancement Type MOSFET ..... 2-1</li> <li>2.1.1.1 nMOS Transistor ..... 2-1</li> <li>2.1.1.2 pMOS Transistor ..... 2-2</li> <li>2.1.1.3 Advantages of nMOSFET over pMOSFET ..... 2-3</li> <li>2.1.2 Depletion Type MOSFET ..... 2-3</li> <li>2.1.2.1 n-Channel Depletion Type MOSFET ..... 2-3</li> <li>2.1.2.2 p-Channel Depletion Type MOSFET ..... 2-4</li> <li>2.2 Channel Length Modulation (<b>May 15</b>) ..... 2-5</li> <li>2.3 Body Bias Effect ..... 2-6</li> <li>✓ <b>Syllabus Topic :</b> Types of Scaling ..... 2-7</li> <li>2.4 Scaling and Small Geometry Effect (<b>Dec. 11, May 12, May 15, Dec. 15, May 16, Dec. 16</b>) ..... 2-7</li> <li>2.4.1 Full Scaling (Constant Field Scaling) (<b>May 16, Dec. 16, May 17</b>) ..... 2-8</li> <li>2.4.2 Constant Voltage Scaling (<b>May 16, Dec. 16, May 17</b>) ..... 2-9</li> <li>2.4.3 Limitations of Scaling ..... 2-10</li> <li>2.5 Short Channel Effects (<b>Dec. 11, May 12</b>) ..... 2-10</li> </ul>		<ul style="list-style-type: none"> <li>3.1 MOSFET as a Switch ..... 3-1</li> <li>3.2 MOS Inverters ..... 3-3</li> <li>✓ <b>Syllabus Topic :</b> Calculation of Noise Margins ..... 3-4</li> <li>3.2.1 Noise Margin ..... 3-4</li> <li>✓ <b>Syllabus Topic :</b> Static Analysis of Resistive Load Inverter ..... 3-4</li> <li>3.2.2 Resistive Load Inverter (<b>May 17</b>) ..... 3-4</li> <li>3.2.3 Depletion Load Inverter (HMOS - High Performance MOS) ..... 3-6</li> <li>3.2.4 Pseudo - nMOS Logic ..... 3-8</li> <li>✓ <b>Syllabus Topic :</b> CMOS Inverter ..... 3-9</li> <li>3.2.5 CMOS Inverter ..... 3-9</li> <li>✓ <b>Syllabus Topic :</b> Comparison of Active and Passive Load ..... 3-10</li> <li>3.2.6 Comparison between Various forms of Inverters ..... 3-10</li> <li>3.3 DC Characteristics of the CMOS Inverter (<b>May 15, Dec. 15, Dec. 16, Dec. 17</b>) ..... 3-10</li> <li>✓ <b>Syllabus Topic :</b> Dynamic Analysis of CMOS Inverter : Calculation of Rise Time, Fall Time and Propagation Delay ..... 3-14</li> <li>3.4 CMOS Inverter Switching Characteristics ..... 3-14</li> <li>✓ <b>Syllabus Topic :</b> Logic Circuit Design ..... 3-18</li> <li>3.5 Combinational Logic Design using Static CMOS Technique ..... 3-18</li> <li>3.5.1 NAND Gate ..... 3-19</li> </ul>	



3.5.2	NOR Gate.....	3-19
3.5.3	Compound Gates .....	3-20
✓	<b>Syllabus Topic :</b> Design of Symmetric CMOS Inverter.....	3-20
3.5.4	Static CMOS Design.....	3-20
✓	<b>Syllabus Topic :</b> Analysis and Design of 2-Input NAND Gate .....	3-23
3.6	FET Sizing .....	3-23
✓	<b>Syllabus Topic :</b> Analysis and Design of 2-Input NOR Gate.....	3-23
3.6.1	2-Input NOR Gate.....	3-23
3.7	Solved Problems .....	3-25
3.8	Exam Pack (University and Review Questions).....	3-36
•	Chapter Ends.....	3-37

**UNIT 3**

<b>Chapter 4 : Design Styles</b>		<b>4-1 to 4-26</b>
✓	<b>Syllabus Topic :</b> Pass Transistor Logic, Transmission Gate .....	4-1
4.1	Pass Transistor Logic ( <b>May 15, May 16, Dec. 16</b> ).....	4-1
✓	<b>Syllabus Topic :</b> Pseudo NMOS .....	4-7
4.2	Pseudo - n-MOS.....	4-7
✓	<b>Syllabus Topic :</b> Static CMOS .....	4-7
4.3	Static CMOS Design.....	4-7
✓	<b>Syllabus Topic :</b> Dynamic.....	4-8
4.4	Dynamic Logic Circuits ( <b>May 15</b> ) .....	4-8
4.5	Dynamic Logic Circuit Structure ( <b>May 15, May 16</b> ) .....	4-9
4.5.1	Comparison of Pseudo NMOS, Dynamic Static CMOS Logic ( <b>Dec. 16</b> ).....	4-12
4.6	Race Problem ( <b>Dec. 15</b> ).....	4-13
✓	<b>Syllabus Topic :</b> Domino.....	4-14
4.7	Domino Logic ( <b>Dec. 15</b> ) .....	4-14
✓	<b>Syllabus Topic :</b> NORA and Zipper .....	4-15
4.7.1	NORA Logic (No Race) Zipper Logic .....	4-15
✓	<b>Syllabus Topic :</b> MODL.....	4-17
4.8	MODL (Multiple Output Domino Logic) .....	4-17
✓	<b>Syllabus Topic :</b> C <sup>2</sup> MOS .....	4-18
4.9	Clocked CMOS (C <sup>2</sup> MOS) .....	4-18
4.10	Solved Problems .....	4-18
4.11	Exam Pack (University and Review Questions).....	4-25
•	Chapter Ends.....	4-26

**UNIT 4**

<b>Chapter 5 : Realization of Sequential Circuits</b>		<b>5-1 to 5-14</b>
5.1	Sequential Circuits.....	5-1
5.2	Latches and Flip flops.....	5-1
✓	<b>Syllabus Topic :</b> SR Latch.....	5-2
5.2.1	SR Latch .....	5-2
5.2.2	Clocked SR-Latch.....	5-3
✓	<b>Syllabus Topic :</b> JK FF.....	5-3
5.2.3	Clocked JK-Latch ( <b>May 17</b> ) .....	5-3
5.2.4	D-Latch .....	5-4
5.2.5	D-Latch with Enable Input.....	5-4
5.3	Static CMOS D-Latch.....	5-4
5.3.1	Pseudo Static CMOS D-Latch .....	5-6
5.3.2	D and JK Latch using CMOS Transmission Gate ( <b>Dec. 16</b> ) .....	5-6
✓	<b>Syllabus Topic :</b> D FF .....	5-7
5.4	Static CMOS D-Flip-Flop ( <b>Dec. 15</b> ) .....	5-7
5.4.1	Pseudo Static D-Flip Flop .....	5-7
5.5	T- Flip-Flop.....	5-9
✓	<b>Syllabus Topic :</b> CMOS Clocking Styles.....	5-9
5.6	Dynamic Sequential Circuits ( <b>Dec. 12, May 13, Dec. 13</b> ) .....	5-9
✓	<b>Syllabus Topic :</b> 1 Bit Shift Register .....	5-10
5.6.1	Dynamic Flip-Flop (1 - Bit Shift Register) .....	5-10
5.7	D-Flip Flop using C2MOS Logic ( <b>Dec. 17</b> ) .....	5-11
5.8	Simple Shift Register .....	5-12
5.9	Exam Pack (University and Review Questions) .....	5-13
•	Chapter Ends .....	5-14
<b>UNIT 4</b>		
<b>Chapter 6 : Semiconductor Memories</b>		<b>6-1 to 6-24</b>
6.1	Introduction ( <b>Dec. 17</b> ) .....	6-1
6.2	Random Access Memory (RAM) .....	6-3
✓	<b>Syllabus Topic :</b> SRAM : 6T SRAM, Operation, Design Strategy, Leakage Currents, Read/Write Circuits .....	6-3
6.3	Static RAM ( <b>Dec. 12, Dec. 13, May 14, May 15, May 16, Dec. 16, Dec.17</b> ) .....	6-3
6.3.1	Structure of RAM .....	6-3
6.3.2	SRAM Read and Transistor Sizing .....	6-5
6.3.3	SRAM Write and Transistor Sizing .....	6-6
6.3.4	SRAM Write Circuitry .....	6-7



✓	<b>Syllabus Topic :</b> Sense Amplifier.....	6-8
6.4	Sense Amplifier	
	(May 14, May 15, May 16, Dec. 16, May 17).....	6-8
6.5	SRAM Memory Cell with Resistive Load.....	6-10
✓	<b>Syllabus Topic :</b> DRAM : 1T DRAM, Operation Modes, Leakage Currents, Refresh Operation, Physical Design .....	6-10
6.6	Dynamic Memory (May 14, Dec. 15, May 17) .....	6-10
6.7	Three-Transistor DRAM Cell .....	6-11
6.8	Read Only Memories (ROM).....	6-12
6.9	Mask Programmable ROM.....	6-13
6.10	NOR based ROM Array.....	6-13
6.11	Design of Row and Column Decoders for NOR-based ROM (Dec. 16).....	6-15
6.12	NAND based ROM (Dec. 17).....	6-17
6.13	Row Decoder for a NAND based ROM (Dec. 16).....	6-18
6.14	EPROM (Erasable Programmable Read Only Memory) (May 14) .....	6-18
6.15	EEPROM (Electrically Erasable Programmable Read Only Memory) (Dec. 12, May 13, Dec. 13, Dec. 15, May 16, Dec. 16).....	6-20
6.16	Flash Memory (May 17) .....	6-22
6.17	Exam Pack (University and Review Questions).....	6-24
•	Chapter Ends.....	6-24

**UNIT 5**

<b>Chapter 7 : Data Path Design</b>		<b>7-1 to 7-18</b>
7.1	Binary Adder.....	7-1
7.2	Half Adder (Dec. 17).....	7-1
✓	<b>Syllabus Topic :</b> Manchester Carry Chain Adder .....	7-2
7.3	Full Adder (Dec. 13, May 14) .....	7-2
7.4	Ripple Carry Adder (May 16, Dec. 16, May 17).....	7-8
✓	<b>Syllabus Topic :</b> CLA Adder .....	7-10
7.5	Carry Look Ahead Adder (May 15, Dec. 15, May 16, Dec. 16, May 17, Dec. 17).....	7-10
✓	<b>Syllabus Topic :</b> Array Multiplier.....	7-15
7.6	Multiplier (May 15, Dec. 15, Dec. 16, May 17, Dec. 17).....	7-15
✓	<b>Syllabus Topic :</b> Barrel Shifter.....	7-16
7.7	Barrel Shifter (Dec. 15, May 16, Dec. 16, May 17)....	7-16
7.8	Exam Pack (University and Review Questions).....	7-17
•	Chapter Ends.....	7-18

**UNIT 6****Chapter 8 : VLSI Clocking and System Design****8-1 to 8-16**

8.1	Timing Classification of Digital Systems .....	8-1
8.2	Synchronous Timing Basics (May 13, Dec. 13) .....	8-1
8.2.1	Clock Skew (Dec. 16).....	8-1
8.2.2	Clock Jitter .....	8-4
8.2.3	Combined Estimation of Clock Skew and Jitter .....	8-4
✓	<b>Syllabus Topic :</b> Clock Generation and Distribution ...	8-5
8.3	On Chip Clock Generation and Distribution (May 15, Dec. 16, May 17, Dec. 17) .....	8-5
8.3.1	Primary Clock Generation.....	8-5
✓	<b>Syllabus Topic :</b> Clock Generation .....	8-6
8.4	Clock Generators (Dec. 12, Dec. 13, May 14, Dec. 15, May 16, May 17, Dec. 17) .....	8-6
✓	<b>Syllabus Topic :</b> Clock Distribution .....	8-8
8.5	Clock Distribution (Dec. 12, Dec. 13, May 14, Dec. 15, May 16, May 17) .....	8-8
✓	<b>Syllabus Topic :</b> Clock Stabilization.....	8-8
8.6	Clock Stabilization (May 15) .....	8-8
8.6.1	Phase Locked Loop (PLL) .....	8-9
✓	<b>Syllabus Topic :</b> Low Power CMOS Circuit, Various components of power dissipation in CMOS, Limits on low power design .....	8-10
8.7	Low Power CMOS Circuit (May 12, May 14, May 15, May 17, Dec. 17) .....	8-10
✓	<b>Syllabus Topic :</b> I/O pads and Power Distribution : ESD protection, input circuits, output circuits .....	8-13
8.8	Input and Output Circuits (Dec. 13, May 14, Dec. 15, May 16, Dec. 16, Dec. 17) .....	8-13
8.9	Exam Pack (University and Review Questions) .....	8-14
•	Chapter Ends .....	8-16

**Chapter 9 : Interconnect Delay Model and Crosstalk****9-1 to 9-14**

9.1	Interconnect Parameters (Dec. 13, May 16) .....	9-1
9.1.1	Resistance .....	9-1
9.1.2	Capacitance .....	9-2
✓	<b>Syllabus Topic :</b> Interconnect Delay Model .....	9-4
9.2	Modeling Wires .....	9-4
9.2.1	Ideal Wire Model .....	9-4
9.2.2	Lumped Model .....	9-5
9.2.3	Lumped RC Model.....	9-5



9.2.4	Distributed RC Line .....	9-10	✓	<b>Syllabus Topic : Crosstalk .....</b>	9-13
✓	<b>Syllabus Topic : Interconnect Scaling .....</b>	9-10	9.4	Crosstalk ( <b>Dec. 12, Dec. 13, Dec. 15</b> ).....	9-13
9.2.5	Interconnect Scaling ( <b>Dec. 12, May 13, Dec. 13, May 14, Dec. 15, May 16, Dec. 16, May 17, Dec. 17</b> ).....	9-10	9.5	Exam Pack (University and Review Questions) .....	9-14
9.3	Charge Sharing .....	9-11		• Chapter Ends .....	9-14
				• <b>Appendix - A : Solved University Question Paper of May 2019 .....</b>	<b>A-1 to A- 2</b>

□□□